



Caliber Interconnect Solutions

Design for perfection

Case Study Package Design & SI/PI analysis



Caliber Interconnect Solutions (Pvt) Ltd
No 9 B/1 , Poombukar Nagar,
Thudiyalur,
Coimbatore- 641034.
Tamil Nadu, India.
www.caliberinterconnect.com



Mission & Vision

Mission

“Provide dependable solutions to the satisfaction of the customers through intensive R&D and proven quality control procedures using disciplined workforce.”

Vision

“Developing and applying technological solutions to the benefits of the society that will not affect the safety and living standards of our future generations.”

Quality Policy

“CALIBER INTERCONNECT SOLUTIONS PRIVATE LIMITED is committed to meet and exceed customers expectations through timely delivery of cost effective quality designs through ever improving process and team work.”



Profile

◆ **Leading provider of high speed design and analysis services for**

- Probe Cards
- System in Packages (SiP)
- Multi Layer Package Designs and Layouts
- Multi Chip Modules(MCMs)
- MLO/MLC Substrate Designs

◆ **Highly Skilled Design/Analysis and Layout Team**


- More than 200+ package designs successfully completed
- Organic build up from 1-2-1 to 8-2-8 layers
- Low Cost 4 layer Laminates
- Multi layer Ceramic designs
- Experience in wirebond and flip chip design and layout techniques
- Chip Scale Package designs

◆ **Cost Effective and Timely Job completion**

- Lead Time 1.5 weeks to 3 weeks from frozen netlist based on complexity




Design Flow






Design Flow





Design Flow





Design Examples





FC Sample Case-1

- ✓ **Die Pin Count:** 5043 die pins
- ✓ **Bump Pitch:** 180um
- ✓ **Package size:** 33x33 mm
- ✓ **BGA array:** 32x32 with 1 mm pitch
- ✓ **Key Design attributes**
 - 196 Ios with different interfaces like DDR, SerDes and LVDS
 - All the signals routed in 2 layers and SerDes Tx and RX signals routed in different layers
 - Solid GND plane provided as reference for SerDes & Power planes for LVDS and DDR signals
 - Stitching vias added for SerDes with equal spacing between vias from start to end of the routing
 - 2 critical power pins spread out equally in core area of the Die and fanout of core area was challenging and 0201 capacitors added in Die side for critical power
 - Length matching done as per the skew given
 - Layers used – 4-2-4 structure (BU-C-BU)
 - Lead Time – 2.5 weeks



FC Sample Case-1






FC Sample Case-2

- ✓ **Die Pin Count:** 3302 die pins
- ✓ **Bump Pitch:** 180um
- ✓ **Package size:** 45x45 mm
- ✓ **BGA array:** 44x44 with 1 mm pitch
- ✓ **Key Design attributes**
 - 77 signals of 50 ohms, 85 differential pairs in HT section and 243 pairs in Analog section
 - All the pairs are routed in 2 layers and maximum spacing maintained between the pairs to allow GND flow between the pairs
 - Stitching vias added between the pairs with equal spacing from start to end of the routing
 - For each power and GND balls in core area, maximum number of vias added to improve connection path between Die and BGA
 - Differential pair P and N balls have given a common large oval void area to avoid sharp corners.
 - HT signals are matched within 7ps tolerance
 - Layers used – 4-2-4 structure (BU-C-BU) & Lead Time – 2 weeks




FC Sample Case-2





FC Sample Case-2



Power Layer




FC Sample Case-3

- ✓ **Die Pin Count:** 1816 die pins
- ✓ **Bump Pitch:** 210 um
- ✓ **Package size:** 35x35 mm
- ✓ **BGA array:** 34x34 with 1 mm pitch
- ✓ **Key Design attributes**
 - Design has different interfaces like DDR, XUI, RGMII and PCIe
 - TX and RX nets of XUI and PCIe are routed in different layers
 - DDR nets are routed as groups with 8 data bits and its strobe pair in the middle of each byte
 - DDR signals are routed as byte with respect to their banks and length matched according to the skew requirements.
 - XUI, RGMII and PCIe Section also matched as per their skew requirements
 - All the signals are routed with tight spacing and enough shielding was provided for all diff pairs
 - For each power and GND balls in core area, 6 micro vias added to improve PDN performance
 - Layers used – 3-2-3 structure (BU-C-BU) & Lead Time – 2.5 weeks



FC Sample Case-3







FC Sample Case-4

- ✓ **Die Pin Count:** DIE1 - 2335 pins, DIE2 - 692
- ✓ **Bump Pitch:** DIE1- 400 um, DIE2 – 180um
- ✓ **Package size:** CBGA 25x25 mm
- ✓ **BGA array:** 24x24 with 1 mm pitch
- ✓ **Key Design attributes**
 - Multi chip flip chip design with 2 DIE in a single substrate
 - One die is analog & another is digital & connectivity achieved between 2 DIE using diff pairs
 - 192 differential pairs in digital section and 188 pairs in analog section
 - Design consists of XAUI and GPIO Section and they are routed per their routing specification.
 - Analog and digital power/GNDs are properly planned and plane pouring is done without interference of each other
 - Core area of Digital DIE have different powers and achieving connectivity was difficult task
 - Layers used – 12 layers and Lead Time – 3 weeks



FC Sample Case-4






FC Sample Case-5

- ✓ **Die Pin Count:** 1923 Die pins
- ✓ **Bump Pitch:** 169 um
- ✓ **Package size:** 21x21 mm
- ✓ **BGA array:** 25x25 with 0.8 mm pitch
- ✓ **Key Design attributes**
 - Design has different interfaces like DDR3, GMII, PCIe, SPI, QSPI, USB
 - Differential Pairs are routed such that the intra-pair skew is ≤ 2 ps.
 - CLK signals surrounded by GND shielding traces and stitching vias.
 - GND vias are present as near as possible to the end of each signal to provide return path.
 - Differential traces and critical signal traces are not routed above or below degassing holes.
 - Core power and GND vias are placed wherever possible underneath the die to minimize voltage drop.
 - Core area fanout with different powers and achieving connectivity was difficult task.
 - Layers used – 4 layers & Lead time-1.5 weeks



FC Sample Case-5







FC Sample Case-6

- ✓ **Die Pin Count:** 6355 Die pins
- ✓ **Bump Pitch:** 148 um
- ✓ **Package size:** 37.5x37.5 mm
- ✓ **BGA array:** 36x36 with 1.0 mm pitch
- ✓ **Key Design attributes**
 - Design has different interfaces like DDR3, I2C, PCIe, and few other high speed signals
 - 551 Ios and among them 294 are differential pair signals.
 - More than 2x spacing maintained between the signals outside of die area
 - All the high speed signals and differential pairs are routed with 3x spacing from other IOs.
 - Signals are routed carefully such that each group of signals are given its corresponding power as reference in the adjacent layer.
 - BGA fanout pattern was created in such a way to avoid sharp edges in the shapes
 - Layers used – 10 layers & Lead time - 2 weeks



FC Sample Case-6






WB Sample Case-1

- ✓ **Die Pin Count:** 689 die pins in 2 rows
- ✓ **Package size:** 31x31 mm
- ✓ **BGA array:** 1289 ball pins with 1 mm pitch
- ✓ **Key Design attributes**
 - 241 Ios with different interfaces like DDR,GPIO,I2C,SPI,USB and others
 - Differential pairs are routed with 5x spacing to other signals
 - GND shielding traces added on both sides of critical signals
 - Each group of signals is routed with its corresponding GND reference in GND layer
 - Power rings created for 4 powers and 2 GND.
 - Layers used – 4 layers
 - Lead Time – 1.5 weeks



WB Sample Case-1






WB Sample Case-2

- ✓ **Die Pin Count:** 292 die pins
- ✓ **Package size:** 27x27 mm
- ✓ **BGA array:** 484 pin perimeter matrix BGA with 1 mm pitch
- ✓ **Key Design attributes**
 - ✓ 316 Ios with different interfaces like DDR, GMII, MII, GPIO and other interfaces
 - ✓ Routing done in any angle trace to reduce length and to increase space for routing all signals in Top layer
 - ✓ TX and RX pairs are routed with their respective GND shielding traces on both sides of the pairs and the same GND is given as reference in immediate next layer
 - ✓ Due to spacing constraints, 2nd row of bond finger is created for few signals and connected to nearest ball pin.
 - ✓ Power ring created for 3 different powers and vias are connected to its power plane.
 - ✓ Plating tails added for all nets
 - ✓ Layers used – 4 layers and Lead Time – 2 weeks



WB Sample Case-2






WB Sample Case-3

- ✓ **Die Pin Count:** 365 die pins
- ✓ **Package size:** 21x21 mm
- ✓ **BGA array:** 365 pin perimeter matrix HSBGA with 1 mm pitch
- ✓ **Key Design attributes**
 - 226 Ios with Analog, Digital and HDMI section and among them 4 are differential pairs in HDMI
 - All the signals are routed in Top layer with its respective GND as reference
 - Staggered Bond finger pattern created for signals and few power and GND pins
 - 4 Power rings created for 5 powers and 3 GND nets.
 - Sunray pattern added to core ground ring
 - Plating tails added for all nets
 - Fiducials placed as per requirement and connected to GND
 - Layers used – 4 layers
 - Lead Time – 2 weeks




WB Sample Case-3





WB Sample Case-3





PACKAGE SI & PI SIMULATION



SIMULATION CAPABILITIES

■ **Pre-layoutAnalysis**


- Define Specification & Stack-Up Verification
- Length tolerance, Impedance, etc
- Can model diffpair and SE signals separately for loss analysis
- Can analyze crosstalk for different spacing

■ **Post-layoutAnalysis**

- S-parameter and TDR analysis
- Reflection analysis and Xtalk
- Eye diagram and BER calculation
- RLC parasitic Calculation
- Crosstalk Checking
- BUS simulation for timing budget calculation



SIGNAL INTEGRITY CO-DESIGN





SERVICES

Signal Integrity

- Pre layout & Post layout
- Serial & parallel interface (DDR 2/3/4, gigabit-SERDES)
- Co-design (IC/package/board)
- IBIS/IBIS-AMI based system SI
- Crosstalk, channel loss, s-parameter, eye-diagram, timing analysis

Power Integrity

- DC Analysis (IR drop, voltage/current distribution, density plots)
- AC Analysis (PDN impedance analysis, target impedance optimization, Transient noise estimation)
- Decoupling cap analysis & optimization

EMI/EMC

- EMI Radiation
- EMI Susceptibility
- Compliances to various EMI standards during design phase

Simulation Tools

- Cadence Sigrity PowerDC, PowerSI, Optimize PI, Xtract IM
- Ansys HFSS, Siwave, Designer
- Agilent ADS



PACKAGE DESIGN – CASE ANALYSIS

- ✓ Flip chip design with 5043 die pins.
- ✓ 32x32 (1024 BGA pins) BGA array with 1 mm pitch.
- ✓ Layers used : 4-2-4 structure (BU-C-BU) using high frequent dielectric materials like ABF-GX13 prepreg and E700GR core materials.
- ✓ Copper material is used.
- ✓ Critical power net – VDD : 1.5V , 5A
- ✓ This design high frequency SERDES signals like

Group	Net name	Freq.
SerDes	CPRI_SERDES_RXP0,CPRI_SERDES_RXN0	5.0688 GHZ
SerDes	CPRI_SERDES_RXP1,CPRI_SERDES_RXN1	5.0688 GHZ
SerDes	CPRI_SERDES_TXP0,CPRI_SERDES_TXN0	5.0688 GHZ
SerDes	CPRI_SERDES_TXP1,CPRI_SERDES_TXN1	5.0688 GHZ



The figure is a plot titled "INSERTION LOSS" showing the insertion loss in dB versus frequency in GHz. The y-axis ranges from 0.00 to -2.00 dB, and the x-axis ranges from 0.00 to 10.00 GHz. A vertical dashed line is drawn at 5.0683 GHz.

An inset in the bottom left corner shows a 3D model of the antenna array, which consists of multiple layers of microstrip patches connected by feedlines. Red arrows indicate the direction of wave propagation through the structure.

A legend titled "Curve Info" lists the following components and their corresponding colors:

- dB(SI(CPRI_SERDES_RXN0_BGA_B11_T1,CPRI_SERDES_RXN0_DIE_4981_T1)) Setup1 : Sweep
- dB(SI(CPRI_SERDES_RXN1_BGA_B13_T1,CPRI_SERDES_RXN1_DIE_4979_T1)) Setup1 : Sweep
- dB(SI(CPRI_SERDES_RXP0_BGA_A11_T1,CPRI_SERDES_RXP0_DIE_4988_T1)) Setup1 : Sweep
- dB(SI(CPRI_SERDES_RXP1_BGA_A13_T1,CPRI_SERDES_RXP1_DIE_4986_T1)) Setup1 : Sweep
- dB(SI(CPRI_SERDES_TXN0_BGA_E12_T1,CPRI_SERDES_TXN0_DIE_4995_T1)) Setup1 : Sweep
- dB(SI(CPRI_SERDES_TXN1_BGA_E14_T1,CPRI_SERDES_TXN1_DIE_4993_T1)) Setup1 : Sweep
- dB(SI(CPRI_SERDES_TXP0_BGA_D12_T1,CPRI_SERDES_TXP0_DIE_5002_T1)) Setup1 : Sweep
- dB(SI(CPRI_SERDES_TXP1_BGA_D14_T1,CPRI_SERDES_TXP1_DIE_5000_T1)) Setup1 : Sweep

Data points extracted from the plot at 5.0683 GHz:


Component	Insertion Loss [dB]
RXN0_BGA (Red)	-0.5555
TXN1_DIE (Magenta)	-0.5472
RXP0_BGA (Black)	-0.6286
RXP1_DIE (Dark Red)	-0.6021
TXN0_BGA (Olive)	-0.6467
TXP0_BGA (Cyan)	-0.7952

HFSS 3Dmodel & Insertion Loss



PACKAGE DESIGN – CASE ANALYSIS



S-Parameter Analysis for 5.06 GHz SERDES channel



HFSS 3D model & Return Loss





S-PARAMETER SIMULATION



- 10 Layers Package design. 3302 DIE pins & 1935 BGA pins
- Insertion & Return loss calculation up to 10GHz using ANSYS Siwave tool.



RLC Extraction & IBIS pin model



- 2354 DIE pins & 400 BGA pins.
- Extracting Net based RLC values.
- Pin model with RLC values for the IBIS model.
- Tool used XTRACTPI

```
[IBIS Ver] 5.0
[Comment Char] |_char
[File name] ibis_sx9000_31_xtractmi_sx9000_31_pin.ibs
[File Rev] 1.0
[Date] May 23,2015
[Source] Cadence SpeedPKG Suite XtractIM 13.0.2.03051
[Notes] One-Section RLC
[Disclaimer] The model given below represents a 227-pin package.
[Copyright] |

*****

[Component] Component_Name
[Manufacturer] Manufacturer_Name
|
|
[Package]
|
|      typ      min      max
R_pkg  0.7962    0.03063   4.5083
L_pkg  7.312e-9   1.294e-9   3.013e-8
C_pkg  1.475e-12   3.385e-13   8.647e-12
|
|
[Pin]   Signal_name  model_name  R_pin      L_pin      C_pin
|
H18     ADC_IN_A_N    signal      0.43496    6.834e-9    4.453e-13
H17     ADC_IN_A_P    signal      0.42155    6.68e-9     4.415e-13
K18     ADC_IN_B_N    signal      0.4544     6.977e-9    4.522e-13
K17     ADC_IN_B_P    signal      0.44093    6.84e-9     4.485e-13
M18     ADC_IN_C_N    signal      0.42792    6.712e-9    4.452e-13
M17     ADC_IN_C_P    signal      0.41441    6.576e-9    4.415e-13
```



POWER INTEGRITY ANALYSIS


- **IR drop analysis** – to find voltage drop for plane and pins and to find the hot spot areas
- **Power/GND Impedance profile analysis** – The target impedance is useful for sizing the amount of capacitance necessary at each level of assembly to store sufficient charge and energy for the load.
- **De-coupling Capacitors Estimation and Optimization** – It is necessary to analyze and optimize the exact number and values of capacitors needed in order to achieve the desired PDN
- **Power Plane RLC** – Proper control in the plane RLC value gives good power impedance with less IR drop.



PACKAGE DESIGN – CASE ANALYSIS

CASE1 : DC Analysis Block Diagram Result

3.2 DC Analysis Block Diagram Result



Actual Voltage(V)	Voltage(V) referring to VRM	Current(A)	IR Drop Simulated	Specification	Pass/Fail
1.198	1.199	5	$\Delta V_p = 1.1\text{mV}(<0.1\%)$ $\Delta V_g = 1.0\text{mV}(<0.1\%)$	1.2 V $\pm 1\%$	Pass
1.19	1.194	5	$\Delta V_p = 6.4\text{mV}(0.5\%)$ $\Delta V_g = 3.2\text{mV}(<0.1\%)$	1.2 V $\pm 1\%$	Pass
0.9929	0.994	2	$\Delta V_p = 6.0\text{mV}(0.6\%)$ $\Delta V_g = 1.1\text{mV}(<0.1\%)$	1 V $\pm 1\%$	Pass

Note:


-----IRdrop on net is calculated on Power net only.

-----If a net has current flow from different sources, IRdrop is displayed with the largest IRdrop.



PACKAGE DESIGN – CASE ANALYSIS


Voltage distribution of VDD, VDDA & VDDHT Powernets





PACKAGE DESIGN – CASE ANALYSIS

Current density of VDD, VDDA & VDDHT Power nets






PACKAGE DESIGN – CASE ANALYSIS

Z11 analysis for VDD powernet



Z Amplitude (Ohm)

What-if





DECAP OPTIMIZATION



- 10 Layers Package design. 2550 DIE pins & 1088 BGA pins.
- Finding the optimized Decap scheme for obtaining the least impedance of a power net.
- Simulated using the PiAdvisor option in the ANSYS Siwavetool



Global Presence

INDIA

Coimbatore

9 B/1, Poombukar Nagar
Thudiyalur,
Coimbatore -641034,
Tamilnadu, India.

Fax: +91 422 4978557

Phone : +91 422 4978557

Bengaluru

451, 17th Main,
17th Cross, Sector – 4,
HSR Layout,
Bengaluru - 560102,
Karnataka , India
Phone : +91 080 49792244

Kolkata

174/1/2 Netaji Subhash Chandra Bose Road,
Kolkata
PO: Regent Park,
West Bengal, India

Phone : +91 080 49792244

JAPAN

Mr.Kimiaki Tanaka,
1-12-15 Ogikubo, Suginamiku,
Tokyo 167- 0051, Japan,

Phone: +81-3-6321-8051

USA

24230, English Rose Pl,
Valencia, CA 91354 California,
USA

Phone: +1 (510) 378-6927

SINGAPORE

Caliber Interconnects Pte Ltd
89 , Short Street ,
#08-06 Golden Wall center,
Singapore 188216

Phone: +65 8661 7282



Thank You

Contact us
sales@caliberinterconnect.com

Visit us at
www.caliberinterconnect.com

